

U.S. DEPARTMENT OF COMMERCE  
 PATENT AND TRADEMARK OFFICE

ATTY DOCKET NO.  
**NL031031US1**

APPLICANT

**Adrianus Josephus Bink, et al.**

LIST OF REFERENCES CITED BY APPLICANT(S)  
 (Use several sheets if necessary)

FILING DATE  
**February 28, 2008**

GROUP  
**2185**

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	<b>5,666,482</b>	<b>9/9/1997</b>	<b>McClure</b>			
	<b>5,958,068</b>	<b>9/28/1999</b>	<b>Arimilli, et al.</b>			
	<b>2001/0039601</b>	<b>11/8/2001</b>	<b>Leung et al.</b>			
	<b>6,393,504</b>	<b>5/21/2002</b>	<b>Leung et al.</b>			
	<b>6,467,048</b>	<b>10/15/2002</b>	<b>Olarig et al.</b>			

FOREIGN PATENT DOCUMENTS

DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES/NO/ OR ABSTRACT

OTHER DOCUMENT(S) (Including Author, Title, Date, Pertinent Pages, Etc.)

/M.G./	<b>Yamashita, K. et al. "A Design and Yield Evaluation Technique for Wafer-Scale Memory", Computer, vol. 25, Issue 4, pgs. 19-27 (4/1992)</b>
/M.G./	<b>Otterstedt, et al. "Test and Reconfiguration Experiments for a Defect-Tolerant Large Area Monolithic Multiprocessor System", Proc. of Int. Conf. on Wafer Scale Integration, San Francisco, pp. 315-23 (1/1994)</b>
/M.G./	<b>Lu, et al. "Fault-Tolerant Interleaved Memory Systems With Two-Level Redundancy", IEEE Trans. on Computers, vol. 46, no. 9 (9/1997)</b>
/M.G./	<b>Shirvani, et al. "PADDED Cache: A New Fault-Tolerance Technique for Cache Memories", Proc. 17th IEEE VLSI Test Symposium (1999)</b>
/M.G./	<b>Chakraborty, K. et al. "A Physical Design Tool for Build-In Self-Repairable Static Rams", Proc. of the Conf. on Design, Automation, and Test in Europe, Munich, DE (1999)</b>
/M.G./	<b>Low, "An Efficient Reconfiguration Algorithm for Degradable VLSI/WSI Arrays", IEEE Trans. on Computers, vol. 49, no. 6, pgs. 553-59 (6/2000)</b>
/M.G./	<b>Baik, et al. "Re-evaluation and Comparison of Fault Tolerant Cache Schemes", Univ. of Wisconsin Madison ECE Dept. 753 Course Project (2002)</b>
/M.G./	<b>International Preliminary Report on Patentability for Int'l. Patent Appln. No. PCT/IB2004/51465 (March 6, 2006)</b>

EXAMINER

/Mark Giardino Jr/

DATE CONSIDERED

06/21/2010

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.